Filter
Top Products
4 - 4
The signal output from the power detector circuit (D32, D33)
is applied to the differential amplifier (IC3a, pin 2), and the
“T4” signal from the expander (IC10, pin 11), controlled by
the CPU (IC8), is applied to the other input for reference.
When the driving current is increased, input voltage of the
differential amplifier (pin 2) will be increased. In such cases,
the differential amplifier output voltage (pin 1) is decreased
to reduce the driving current.
4-3 PLL CIRCUIT
A PLL circuit provides stable oscillation of the transmit fre-
quency and receive 1st LO frequency. The PLL output com-
pares the phase of the divided VCO frequency to the refer-
ence frequency. The PLL output frequency is controlled by
the divided ratio (N-data) of a programmable divider.
The PLL circuit contains the VCO circuit (Q7, Q8). The oscil-
lated signal is amplified at the buffer-amplifiers (Q6, Q5) and
then applied to the PLL IC (IC1, pin 2).
The PLL IC contains a prescaler, programmable counter,
programmable divider and phase detector, etc. The entered
signal is divided at the prescaler and programmable counter
section by the N-data ratio from the CPU. The divided signal
is detected on phase at the phase detector using the refer-
ence frequency.
If the oscillated signal drifts, its phase changes from that of
the reference frequency, causing a lock voltage change to
compensate for the drift in the oscillated frequency.
A portion of the VCO signal is amplified at the buffer-ampli-
fier (Q4), and is then applied to the receive 1st mixer (Q13)
or transmit buffer-amplifier circuit (Q403) via the T/R switch-
ing diode (D3, D4).
4-4 POWER SUPPLY CIRCUITS
VOLTAGE LINE
PLL CIRCUIT
Shift register
3
Prescaler
Phase
detector
Loop
filter
Programmable
counter
Programmable
divider
X4
15.3 MHz
45.9 MHz signal
to the FM IF IC
"DEV" signal from the
D/A convertor (IC10, pin 22)
when transmitting
16
Q7, Q8
VCO circuit
Buffer
Q6
Buffer
Q4
Buffer
Q5
3
4
5
PLST
SCK
SO
to transmitter circuit
to 1st mixer circuit
D4
D3
17
8
2
LINE
HV
VCC
CPU5
T5
R5
S5
OPT
DESCRIPTION
The voltage from the attached battery pack.
The same voltage as the HV line (battery volt-
age) which is controlled by the power swtich
([VOL] control).
Common 5 V converted from the VCC line by the
reference regulator circuit (IC6). The output volt-
age is applied to the CPU (IC8), the 5 V regula-
tor controller (Q20), reset circuit (IC11) and etc.
5 V for transmitter circuits regulated by the T5
regulator circuit (Q22). The output voltage is
applied to the low-pass filter (Q35), buffer ampli-
fiers (Q403, Q3) and etc.
5 V for receiver circuits regulated by the R5 reg-
ulator circuit (Q21). The output voltage is applied
to the low-pass filter (IC12), analog swtich (IC4),
1st mixer (Q13), RF amplifier (Q12), and etc.
Common 5 V converted from the VCC line by the
S5 regulator circuit (Q18, Q19). The output volt-
age is applied to the buffer amplifier (Q36), APC
circuit (IC3A, Q37), and etc.
The same voltage as the CPU5 line for the
optional HM-46L, HM-75A or HS-51 through a
resistor (R132).