![](https://pdfstore-manualsonline.prod.a.ki/pdfasset/5/3e/53e30ee3-46fd-43c2-95b2-8afde0af4c84/53e30ee3-46fd-43c2-95b2-8afde0af4c84-bg107.png)
Programmer’s Reference
ARM DUI 0224F Copyright © 2003-2007 ARM Limited. All rights reserved. 4-95
4.23 System Controller
The ARM PrimeXsys System Controller is an AMBA compliant SoC peripheral that is
developed, tested, and licensed by ARM Limited.
The system controller in the ARM926EJ-S PXP Development Chip provides an
interface to control the operation of the chip.
The PrimeXsys System Controller supports the following functionality:
• a system mode control state machine
• crystal and PLL control, system/peripheral clock control and status
• definition of system response to interrupts
• reset status capture and soft reset generation
• Watchdog and timer module clock enable generation
• remap control
• general purpose peripheral control registers.
Note
There are also system control registers in the FPGA. See Status and system control
registers on page 4-17.
Table 4-72 System controller implementation
Property Value
Location ARM926EJ-S PXP Development Chip
Memory base address
0x101E0000
Interrupt NA
DMA NA
Release version ARM SYSCTRL SP810 r0p0-00ltd0
Reference documentation ARM PrimeCell System Controller (SP810) Technical
Reference Manual.
See also Status and system control registers on page 4-17.
Note
Bit 8 of the System controller register at
0x101E000
controls
remapping of static memory devices to address
0x0
. See also
Remapping of boot memory on page 4-9.