53ReceiveInterruptStatus(Unmasked)Register(RXINTSTATRAW)................................................96
54ReceiveInterruptStatus(Masked)Register(RXINTSTATMASKED)...............................................97
55ReceiveInterruptMaskSetRegister(RXINTMASKSET).............................................................98
56ReceiveInterruptMaskClearRegister(RXINTMASKCLEAR)......................................................99
57MACInterruptStatus(Unmasked)Register(MACINTSTATRAW)................................................100
58MACInterruptStatus(Masked)Register(MACINTSTATMASKED)...............................................100
59MACInterruptMaskSetRegister(MACINTMASKSET).............................................................101
60MACInterruptMaskClearRegister(MACINTMASKCLEAR)......................................................101
61ReceiveMulticast/Broadcast/PromiscuousChannelEnableRegister(RXMBPENABLE)......................102
62ReceiveUnicastEnableSetRegister(RXUNICASTSET)..........................................................105
63ReceiveUnicastClearRegister(RXUNICASTCLEAR).............................................................106
64ReceiveMaximumLengthRegister(RXMAXLEN)...................................................................107
65ReceiveBufferOffsetRegister(RXBUFFEROFFSET)..............................................................107
66ReceiveFilterLowPriorityFrameThresholdRegister(RXFILTERLOWTHRESH)..............................108
67ReceiveChannelnFlowControlThresholdRegister(RXnFLOWTHRESH).....................................108
68ReceiveChannelnFreeBufferCountRegister(RXnFREEBUFFER)............................................109
69MACControlRegister(MACCONTROL)..............................................................................110
70MACStatusRegister(MACSTATUS)..................................................................................112
71EmulationControlRegister(EMCONTROL)..........................................................................114
72FIFOControlRegister(FIFOCONTROL)..............................................................................114
73MACConfigurationRegister(MACCONFIG).........................................................................115
74SoftResetRegister(SOFTRESET)....................................................................................115
75MACSourceAddressLowBytesRegister(MACSRCADDRLO)...................................................116
76MACSourceAddressHighBytesRegister(MACSRCADDRHI)...................................................116
77MACHashAddressRegister1(MACHASH1)........................................................................117
78MACHashAddressRegister2(MACHASH2)........................................................................117
79BackOffRandomNumberGeneratorTestRegister(BOFFTEST)................................................118
80TransmitPacingAlgorithmTestRegister(TPACETEST)...........................................................118
81ReceivePauseTimerRegister(RXPAUSE)..........................................................................119
82TransmitPauseTimerRegister(TXPAUSE)..........................................................................119
83MACAddressLowBytesRegister(MACADDRLO)..................................................................120
84MACAddressHighBytesRegister(MACADDRHI)..................................................................121
85MACIndexRegister(MACINDEX).....................................................................................121
86TransmitChannelnDMAHeadDescriptorPointerRegister(TXnHDP)..........................................122
87ReceiveChannelnDMAHeadDescriptorPointerRegister(RXnHDP)..........................................122
88TransmitChannelnCompletionPointerRegister(TXnCP).........................................................123
89ReceiveChannelnCompletionPointerRegister(RXnCP).........................................................123
90StatisticsRegister.........................................................................................................124
SPRUEQ6–December2007ListofFigures7
SubmitDocumentationFeedback
