Filter
Top Products
Block Diagram Descriptions
CSA 803C Service Manual
3Ć23
Numeric Coprocessor
This coprocessor is a highĆspeed, floatingĆpoint processor that executes
instructions in parallel with the EXP. The EXP programs and controls the
numeric coprocessor as an I/O device at addresses 0F8
hex
to 0FF
hex
.
Bus Controller
This circuit consists of a data buffer, an address buffer, and a control buffer
that provide command and control signals from the microprocessor to the
three Executive busses. The Executive busses consist of the following:
H The system data bus Ċ is a bidirectional bus. It allows the microproĆ
cessor to fetch instructions from memory, and also to write data to
memory and read data from memory. The memory that the microprocesĆ
sor uses is located on the A18 Memory board.
H The system address bus Ċ carries the address of a device when the
microprocessor is requesting access to that device. Once the microproĆ
cessor has access, the addressed device can then respond to the
microprocessor.
H The system control bus Ċ carries control signals sent by the microproĆ
cessor. These control signals are sent to the devices that the microproĆ
cessor addresses, so that the devices can respond at the proper
moment in the bus cycle.
Reset
This circuit generates synchronized ready and reset control signals.
Wait State
This circuit extends the bus cycle with wait states so that slower devices
have sufficient time to read or write data.
Interrupt Controllers
These circuits constantly monitor the EXP's interrupt lines to ensure that the
highest priority interrupt gets serviced first. The Interrupt controllers provide
the ability to assign priority levels to all the system's interrupt lines and,
conversely, to ignore (mask) any of the interrupt lines as well.
DMA Controller
This circuit shortens the GPIB transfer time as well as the transmission time
of waveforms through the GPIB.