Filter
Top Products
Product Preview DS21Q55
226 of 248 012103
Please contact telecom.support@dalsemi.com or search http://www.maxim-ic.com for updated
information.
TRANSMIT SIDE BOUNDARY TIMING (With Elastic Store Disabled)
Figure 35-19
NOTES:
1) TSYNC is in the output mode (IOCR1.1 = 1.)
2) TSYNC is in the input mode (IOCR1.1 = 0).
3) TCHBLK is programmed to block channel 2.
4) TLINK is programmed to source the Sa4 bit.
5) The signaling data at TSIG during channel 1 is normally overwritten in the transmit formatter with the
CAS multiframe-alignment nibble (0000).
6) Shown is a TNAF frame boundary.
LSB MSB LSB MSB
CHANNEL 1 CHANNEL 2
CHANNEL 1 CHANNEL 2
A B C D
TCLK
TSER
TSYNC
TSYNC
TSIG
TCHCLK
TCHBLK
TLCLK
TLINK
1
2
3
4
DON'T CARE
Si 1 A Sa4 Sa5 Sa6 Sa7 Sa8
D
DON'T CARE
4