Development System Reference Guide www.xilinx.com 37
Design Implementation
R
The following figure shows the design implementation process for FPGA designs:
Figure 2-5: Design Implementation Flow (FPGAs)
X10296
Constraints Editor
NGD
UCF
BIT
MAP
Floorplanner
TRACE &
Timing Analyzer
PAR
iMPACT
PROMGen
BitGen
NCD
NGDBuild
FPGA Editor
NCD & PCF