Filter
Top Products
404 www.xilinx.com Development System Reference Guide
R
EPROM
An EPROM is an erasable PROM, which can be reprogrammed many
times. Previous programs are simply erased by exposing the chip to
ultra-violet light.
An EEPROM, or electrically erasable PROM, is another variety of
EPROM that can be erased electrically.
F
FD
FD is a D flip-flop used in CLBs. Contrast with IFD.
FDSD
FDSD is a D flip-flop with Set Direct.
FIFO
A FIFO is a serial-in/serial-out shift register.
fitting
Fitting is the process of putting logic from your design into physical
macrocell locations in the CPLD. Routing is performed automatically,
and because of the UIM architecture, all designs are routable.
fitter
The fitter is the software that maps a PLD logic description into the
target CPLD.
flat design
A flat design is a design composed of multiple sheets at the top-level
schematic.
flattening
Flattening is the process of resolving all of the hierarchy references in
a design. If a design contains several instantiations of a logic module,
the flattened version of that design will duplicate the logic for each
instantiation. A flattened design still contains hierarchical names for
instances and nets.
flip-flop
A flip-flop is a simple two-state logic buffer activated by a clock and
fed by a single input working in combination with the clock. The states
are High and Low. When the clock goes High, the flip-flop works as a
buffer as it outputs the value of the D input at the time the clock rises.
The value is kept until the next clock cycle (rising clock edge). The
output is not affected when the clock goes Low (falling clock edge).